I. INTRODUCTION
Power consumption and delay are two important considerations for VLSI system designer engineers. Our prime motive is to reduce the power and to get less delay that is nothing but the high speed for any design. Adder is one of the fundamental block present in arithmetic logic unit (ALU), floating point unit .In present arena we need fast arithmetic computation cells like adder and multipliers in the very large scale integration (VLSI) designs. The XORlXNOR is the basic building block in many circuits like Arithmetic circuits. Full Adder is one of the core element in many of the complex arithmetic logic circuits like multiplication, division, addition.
To perform any arithmetic operation, mainly even a small circuit can consume very low power and also it may even take a long time to complete that operation. There are some standard implementations. 
II. BACKGROUND
Power is the main criteria in all the electronic design equipments. So that's why the designers are trying to minimize the power consumption when designing the task. In CMOS circuits mostly the energy consumed is because of switching activity. Thus the number of nodes in the circuit, energy per every node and also the total number of transaction operations per second, all these factors led to the power consumption.
Power dissipation is based on the node capacitances of gate, threshold switching activity and circuit size.
There are four reasons for the power dissipation: dynamic power due to the charging and discharging of capacitance in the circuit because of switching transactions and leakage current is because of reverse bias condition in diode structures, sub threshold leakage, short-circuit current also leads to certain power dissipation occurred due to rise and fall times.
These three are the major components of power dissipation in (CMOS) circuits:
1. Dynamic Power: Power consumed by the circuit node capacitance because of transistor switching. On an architectural level, CAD algorithms are required for fewer nwnber of gates which reduces the overall power conswnption. All these techniques employed most of the times reduce power increase of delay[l ]- [5] .
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E. 8TEXNOR
It is implemented by two EXNOR gates with one multiplexer block Sum is generated by using two XNOR gates, Carry out is generated by using two transistors multiplexer block. The EXNOR gates with eight transistors has been implemented by using 3T EXNOR gate, The simulation has performed form 3.0V to 1.2V to check the levels of output signal circuit in which it shows desired voltage levels. The 8T EXNOR based
Full Adder Cell was shown in below fig .2( d) .
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.' -'-1 Where H is (A EXOR B) and H' is compliment of (A EXNOR B).
The proposed adder cell has 16 transistors and is mainly based up on EXOR-EXNOR pass transistor logic and transmission gates . In this proposed adder the two transmission gates are used as multiplexer and the sum can be generated by EXOR gates and output carry can be generated by EXOR/ EXNOR gates shown in the above figure and output of EX OR gate can be used as the selection line for multiplexer or as the control for the transmission gate which we will get output as the carry. The proposed adder circuit is designed by the combination of the two logic styles in order to get lower power consumption, high speed and good energy efficiency. We know that supply voltage variations will leads to the greater reduction in the power and also in the circuit delay.
IV. EXPERIMENTAL RESULTS
All the circuits presented in this paper are designed by using Cadence VIRTUOSO environment by using CMOS process design kit.
The proposed adder circuit is designed and simulated for different ranges of supply voltages is 1.3 V-l. 
